Ιδρυματικό Αποθετήριο
Πολυτεχνείο Κρήτης
Πολυτεχνείο Κρήτης
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/8267D48E-712D-4156-B197-FDD67C1CE702 | - |
| Αναγνωριστικό | https://doi.org/10.1109/ISCAS.2003.1205899 | - |
| Γλώσσα | en | - |
| Τίτλος | An innovative scheduling scheme for high-speed network processors | en |
| Δημιουργός | Papaefstathiou Ioannis | en |
| Δημιουργός | Παπαευσταθιου Ιωαννης | el |
| Δημιουργός | Kornaros Georgios | en |
| Δημιουργός | Κορναρος Γεωργιος | el |
| Δημιουργός | Leligou H. | en |
| Δημιουργός | Orphanoudakis T. | en |
| Δημιουργός | Zervos N. | en |
| Εκδότης | Institute of Electrical and Electronics Engineers | en |
| Περίληψη | In this paper, we describe the architecture of the scheduling components integrated in a novel programmable processor architecture. The paper explores the requirements for scheduling in the environment of a network processor, designed for efficient protocol processing in high-speed networking. We focus on the implementation of services with weighted priorities and shaping of traffic on the transmission path as a means to support QoS for real time applications. Taking into account that one of the main problems when designing hardware devices for network processing is the relatively low throughput and capacity of the memories (mainly off-chip) we describe design alternatives and analyze the performance vs. cost trade-offs. The architecture of a novel processor architecture developed by the Protocol Processor Project (PRO3) is described and is used as reference to explore the intricacies of the scheduler components and identify parameters that affect the components design and performance. | en |
| Τύπος | Πλήρης Δημοσίευση σε Συνέδριο | el |
| Τύπος | Conference Full Paper | en |
| Άδεια Χρήσης | http://creativecommons.org/licenses/by/4.0/ | en |
| Ημερομηνία | 2015-11-16 | - |
| Ημερομηνία Δημοσίευσης | 2003 | - |
| Βιβλιογραφική Αναφορά | I. Papaefstathiou, H. Leligou, T. Orphanoudakis, G. Kornaros, N. Zervos, G. Konstantoulakis, "An innovative scheduling scheme for high-speed network processors," in IEEE International Symposium on Circuits and Systems, 2003, pp. II-93 - II-96. doi: 10.1109/ISCAS.2003.1205899 | en |
Copyright © DIAS 2013
