

See discussions, stats, and author profiles for this publication at: <http://www.researchgate.net/publication/259866237>

Telecommunication circuits design and development using FPGA technology

CONFERENCE PAPER · AUGUST 2013

READS

306

6 AUTHORS, INCLUDING:



[Thodoris N. Kapetanakis](#)

Technological Educational Institute of Crete

8 PUBLICATIONS 0 CITATIONS

[SEE PROFILE](#)



[Ioannis Vardiambasis](#)

Technological Educational Institute of Crete

50 PUBLICATIONS 71 CITATIONS

[SEE PROFILE](#)



[George Liodakis](#)

Technological Educational Institute of Crete

27 PUBLICATIONS 41 CITATIONS

[SEE PROFILE](#)



[Melina Ioannidou](#)

Alexander Technological Educational Instit...

15 PUBLICATIONS 52 CITATIONS

[SEE PROFILE](#)

Telecommunication Circuits Design and Development Using FPGA Technology

Emmanuel I. Solanakis¹, Theodoros N. Kapetanakis¹, Ioannis O. Vardiambasis¹,
George S. Liodakis¹, George A. Adamidis¹, and Melina P. Ioannidou²

¹ Department of Electronic Engineering, Branch of Chania
Technological Educational Institute of Crete
Heraklion, Crete 71500, Greece
{ *manos.solanakis@gmail.com, todokape@chania.teicrete.gr, ivardia@chania.teicrete.gr,*
gsl@chania.teicrete.gr, sv7fid@yahoo.gr }

² Department of Electronic Engineering
Alexander Technological Educational Institute of Thessaloniki
Thessaloniki 57400, Greece
{ *melina@el.teithe.gr* }

Abstract: The wide application of FPGA chips becomes a trend in telecommunications and wireless communications era. FPGAs have been deployed in numerous fields of electronics engineering. Thus, the adoption of FPGAs in telecommunications curriculum it is necessity. This paper emphasizes on a collaborative approach to teach undergraduate state of the art telecommunications and wireless communications in the Broadband Communications & ElectroMagnetic Applications (BCEMA) Laboratory of the Department of Electronic Engineering (DoEE) of the Technological Educational Institute of Crete (TEIoC).

Keywords: *Wireless communications, FPGA, Microstrip antenna, Filter, Model course.*

1. INTRODUCTION

The embedded systems technology is increasingly bringing new levels of performance to next-generation circuitry for several applications. With the inclusion of FPGA chips in communication systems, substantial processing power along with software programmability and upgradability are combined with the performance, robustness and flexibility of a custom circuit design. FPGA's holding many advantages, such as the high processing speed, the inherent flexibility, the low level reconfigurability, the parallelism ability, the rapidly decreasing price and the high performance/cost ratio, FPGAs have become the ideal choice for application-specific circuits and devices. In the early 1990s, FPGAs were primarily used in telecommunications and networking and soon found their way into consumer, automotive and industrial applications. For example, many of today's RF instruments already benefit from fixed-functionality FPGA's, in order to execute tasks such as flatness correction, ADC linearization, IQ calibration and digital down-conversion [1]-[2].

This paper focuses on telecommunications education at the DoEE of TEIoC, whose undergraduate curriculum includes an advanced elective course in communication electronics, called "Electronic and RF Technologies". This course is fully supported by the BCEMA Lab, with exercises, simulations, measurements and lab projects, like the presented herein. The results obtained herein are based on work carried out by students of the DoEE of TEIoC, during their six month workplace learning period at the BCEMA Lab. Under the supervision of academic and technical staff, the students upgrade their skills and professional qualifications through their involvement in research-related tasks with the use of specialized hardware and software. Furthermore, the laboratory's resultant overall research and development work promotes the innovation and knowhow transfer processes in the areas of wireless communications, antennas, microwave structures, electromagnetic radiation, etc..

In order to make our students ready for the complex requirements and difficult problems they will face as radio frequency (RF) engineers, we guide them to use and develop simple solutions. And embedded systems provide a flexible solution for many telecom applications, as they can be modified not only during system development but also after being deployed in the field.

The design process of FPGA-based circuits for educational purposes is described with the use of Matlab, Simulink and Xilinx ISE Design Suite. These software tools are used to translate the advanced Matlab code into VHDL code for hardware-level implementation, and finally design and develop simple and complex communication circuits. Moreover, a few advanced students combine their circuits with FPGA-based signal processing, resulting in usage of the developed configurations in a wide range of embedded applications [3]-[4].

2. FPGA BOARD AND SOFTWARE

After a comparative of the available boards and software tools the decision for this course was use Digilent's Nexys 2 FPGA board which features Xilinx' Spartan3E FPGA as shown in Figure 1.




Figure 1: The Nexys 2 board.

On the other hand the software that we used to our course was the combination of Mathworks MATrixLABoratory and Xilinx Integrated Software Environment Design Suite. More details about the board and the software are given below [5]-[6].

2.1. DIGILENT NEXYS 2 FPGA BOARD

This board features Xilinx's Spartan3E 500K gate FPGA, USB-based FPGA configuration and high-speed data transfers, 16MB of Micron PSDRAM & 16MB of Intel Strata Flash ROM, Xilinx Platform Flash for nonvolatile FPGA configurations, Efficient switch-mode power supplies (good for battery powered applications), 50MHz oscillator plus socket for second oscillator, 60 FPGA Inputs/Outputs routed to expansion connectors (one high-speed Hirose FX2 connector and four 6-pin headers) and 8 LEDs, 4-digit 7-segment display, 4 buttons plus 8 slide switches.

Table 1: Spartan3E 500K specifications.

Device	CLB Rows	CLB Columns	CLB Total	Slices	LUTs / Flip-Flops	Equivalent Logic Cells	RAM16 / SRL16	Distributed RAM Bits
XC3S-500E	46	34	1,164	4,656	9,132	10,476	4,656	74,496

The Spartan3E 500K gate FPGA features 46 rows and 34 columns of configurable logic blocks (CLB) offering a total of 1,164 CLBs, 4,656 slices which offer 9,132 Flip-Flops and look up tables (LUT), 10,476 logic cells (each logic cell consists of a look up table, a flip-flop

and connections to adjacent cells), 4,656 blocks of 16-bit RAM / 16-bit Shift Registers (SRL) and 74,496 distributed RAM bits. This example's requirements don't exceed the board specifications but more advanced implementations require larger capacity (i.e. porting a trained neural network or installing IP cores for specific instructions). Within Table 1, the characteristics of the Spartan3E 500K gate FPGA are presented [2], [4].

2.2. MATHWORKS MATLAB

Mathworks Matlab provides us with a set of powerful, yet easy to use, tools to design, visualize and simulate a countless number of design in a wide range of areas. One of these tools is Simulink. Simulink is a simulation and model based design tool which, when combined with the Xilinx System generator toolbox, can help among others in designing DSP's, telecommunications, aerospace, and embedded system designs.

We will be using the system generator library with which we can create subsystems for these equations and simulate their behavior. By doing so we can easily create a model that consists of those subsystems and by giving it the geometrical characteristics of a microstrip antenna it can calculate, for example, the resonant frequency or the effective dielectric constant. Depending on the mathematical analysis that we choose we could make our model calculate any characteristic of the microstrip we need.

After we have decided on what our models purpose will be, we can easily translate it into VHDL code using Simulink's HDL Workflow Advisor tool as shown in Figure 2. This tool will help with the debugging of our design and the VHDL code conversion. At the end of this process we will have the testbench file, which will contain signals to test our system, along with the generated code for use with the FPGA design software to finally program the FPGA.




Figure 2: Simulink's HDL workflow advisor.




Figure 3: The graphical user interface of the Xilinx ISE Design Suite.

There are many tools to transfer the VHDL code in the FPGA. Xilinx's ISE Design Suite is a complete solution for the design of any implementation as shown in Figure 3. After choosing the correct FPGA options (depending on the make and model) we can add the VHDL code and testbench file that was generated in Simulink to begin the synthesizing process. In this stage the Design Suite runs a few checks to validate our code. When these tests are done and passed with no errors we can begin finalizing our implementation and bring our code to its final form which is the actual ROM file that will program the FPGA [2].

3. MICROSTRIP ANTENNAS

In applications where size, weight, cost, performance, ease of installation, or even aerodynamic profile are constraints, it is mandatory to use low profile antennas. Most of these requirements are met by microstrip antennas [7]. They are low-profile, simple, easy to manufacture using printed circuit technology, and when the specific patch shape and mode are selected, they are very versatile in terms of resonant frequency, polarization, pattern and impedance [7]. Their biggest disadvantages are: low efficiency, low power, poor polarization purity, poor scan performance, spurious feed radiation and very narrow frequency bandwidth [7]. Microstrip antennas consist of a very thin metallic strip (with thickness $t \ll \lambda_0$, where λ_0 is the free-space wavelength) placed above a ground plane (at a small height $h \ll \lambda_0$, usually $0.03\lambda_0 \leq h \leq 0.05\lambda_0$) [7]. The microstrip patch is designed, so its pattern maximum is normal to the patch. This is accomplished by properly choosing the excitation mode beneath the patch [7].




Figure 2: Microstrip antenna geometry [7].

Our goal is to take the following equations, which compute the characteristics of a microstrip antenna, and create Simulink models that produce accurate results when applied to the FPGA development board. In our Simulink models we used the following equations [7]:

$$L = \frac{c}{\sqrt{2f_r \epsilon_{reff}}}$$

$$W = \frac{c}{2f_r} \sqrt{\frac{2}{1 + \epsilon_r}}$$

$$\epsilon_{reff} = \frac{\epsilon_r + 1}{2} + \frac{\epsilon_r - 1}{2} \left[1 + 12 \frac{h}{W} \right]^{-\frac{1}{2}}$$

$$\frac{\Delta L}{h} = 0.412 \frac{(\epsilon_{reff} + 3) \left[\frac{W}{h} + 0.264 \right]}{(\epsilon_{reff} - 0.258) \left[\frac{W}{h} + 0.8 \right]}$$

$$f_r = \frac{1}{2L \sqrt{\epsilon_r} \sqrt{\epsilon_0 \mu_0}}$$

where L is the patch length, W is the patch width, ϵ_{reff} is the effective dielectric constant, $\Delta L/h$

is the normalized extension length, and f_r is the resonant frequency (for the dominant mode in case of $L > W$ and no fringing).

4. RESULTS

Figure 3 presents the model of the ϵ_{reff} implementation consisted from the constant, divide, addition, subtraction, multiplication, input and output blocks. The HDL code generated from the above block diagram presented in Figure 4.




Figure 3: Behind the mask of the ϵ_{reff} implementation.

```

Editor - F:\Paper\Simulink Models\Simulink Models\hdl_prj\hdlsrc\Cop_of_E_reference\Cop_of_E_reference.vhd*
EDITOR VIEW
New Open Save Find Files Compare Indent Comment Go To Breakpoints
FILE EDIT NAVIGATE BREAKPOINTS
Copy_of_E_reference.vhd*
25 LIBRARY IEEE;
26 USE IEEE.std_logic_1164.ALL;
27 USE IEEE.numeric_std.ALL;
28
29 ENTITY Copy_of_E_reference IS
30 END Copy_of_E_reference;
31
32
33 ARCHITECTURE rtl OF Copy_of_E_reference IS
34
35 -- Component Declarations
36 COMPONENT Calculate_Ereff
37 PORT ( alphaer
38         h
39         W
40         Ereff
41       );
42 END COMPONENT;
43
44 -- Component Configuration Statements
45 FOR ALL : Calculate_Ereff
46 USE ENTITY work.Calculate_Ereff(rtl);
47
48 -- Signals
49 SIGNAL TmpGroundAtCalculate_EreffInport1_out1 : signed(15 DOWNTO 0);
50 SIGNAL TmpGroundAtCalculate_EreffInport2_out1 : signed(15 DOWNTO 0);
51 SIGNAL TmpGroundAtCalculate_EreffInport3_out1 : signed(15 DOWNTO 0);
52 SIGNAL Calculate_Ereff_out1 : std_logic_vector(15 DOWNTO 0);
53
54 BEGIN
55 u_Calculate_Ereff : Calculate_Ereff
56 PORT MAP ( alphaer => std_logic_vector(TmpGroundAtCalculate_EreffInport1_out1),
57           h => std_logic_vector(TmpGroundAtCalculate_EreffInport2_out1),
58           W => std_logic_vector(TmpGroundAtCalculate_EreffInport3_out1),
59           Ereff => Calculate_Ereff_out1 );
60
61
62 TmpGroundAtCalculate_EreffInport1_out1 <= to_signed(0, 16);
63
64 TmpGroundAtCalculate_EreffInport2_out1 <= to_signed(0, 16);
65
66 TmpGroundAtCalculate_EreffInport3_out1 <= to_signed(0, 16);
67
68 END rtl;
69
70

```

Figure 4: VHDL code as generated from MATLAB HDL coder.

5. CONCLUSION

During this process we have created a Simulink model consisting of several subsystems which can provide us with the characteristics of a microstrip antenna given its geometrical specifications. By converting this model to a VHDL code we used the Xilinx ISE design Suite to validate and finalize our project and ultimately install it on a FPGA board. Although the Xilinx ISE Design Suite is a complete set of tools to create any model without the use of Matlab or Simulink, by using the compatibility between them it is easier to visualize and this way better understand the structure and functionality of the design. One thing about FPGAs is that they can be transformed into powerful tools that can be reconfigured and redeployed countless times to suit the needs of the applications. By going through these steps the electronics engineering candidates have the chance to scrape the surface of the design and prototyping procedures or even go further than that, should they choose so, into advanced circuit implementations such as LTE transceiver design or even artificial neural networks.

Most students find that the FPGA projects interesting, challenging and engaging. More specifically, the number of students wishing to carry out their diploma thesis in this field of communications has increased and their interest to experiment with new. The latter is related to issues concerning the modification and extensions such as software defined radios (SDR) of FPGAs in telecommunications, issues that are planned to be covered in future offerings of our lab course.

6. ACKNOWLEDGMENT

This work was co-financed by the European Union (European Social Fund-EKT) and Greece (Ministry of Education and Religious Affairs) in the framework of the Operational Programme for Education and Lifelong Learning (“Workplace Learning of Students of T.E.I. of Crete/Department of Electronic Engineering Department” project). The project for WPL of TEIoC students is within the TEIoC’s DASTA Structure, including, also, the Liaison Office and the Innovation & Entrepreneurship Unit.

7. REFERENCES

- [1]. Chang Y.T., Chou Y.T., Tsai W.C., Wang J.J., and Lee C.Y., “FPGA education and research activities in Taiwan - Field-programmable technology”, pp. 445-448, *IEEE International Conference on Field-Programmable Technology*, Hong Kong, China, 16-18 Dec 2002.
- [2]. Shi Q., Xiang L., Chen T., and Hu W., "FPGA-based Embedded System Education", *1st International Workshop on Education Technology and Computer Science*, vol. 1, pp. 123-127, Wuhan, Hubei, China, 2009.
- [3]. Harnani H., Ku H.C., Ku Y.C., Nurhayati A., and Shakhira B.N.I., "Low complexity SDR transceiver design using Simulink, Matlab and Xilinx", *2012 International Conference on ICT Convergence (ICTC 2012)*, pp. 55-60, Jeju, Korea, 15-17 Oct 2012.
- [4]. Tabassam A.A., Uzair S.M., Kalsait S., and Khan S., “Building cognitive radios in Matlab Simulink - A step towards future wireless technology”, *Conference on Wireless Advanced - WiAD*, pp. 15-20, London, UK, 20-22 June 2011.
- [5]. Digilent Inc., *Nexys2 Board Reference Manual*, Revision: 11 July 2011.
- [6]. Xilinx Inc., *Spartan-3E FPGA Family Data Sheet*, DS312, 29 October 2012.
- [7]. Balanis C.A., *Antenna Theory, Analysis and Design*, Wiley-Interscience, 2005.

Proceedings of the
8th International Conference on

New Horizons in Industry, Business and Education

29 - 30 August 2013 Chania - Crete, Greece

**NHIBE
2013**



Editors

Professor Giorgos Papadourakis

Technological Educational Institute of Crete

Professor Ioannis T. Lazaridis

University of Macedonia

Professor Dimitrios Paschaloudis

Technological Educational Institute of C. Macedonia

	Telecommunication Circuits Design and Development Using FPGA Technology <i>Emmanuel I. Solanakis , Theodoros N. Kapetanakis, Ioannis O. Vardiambasis, George S. Liodakis, George A. Adamidis, and Melina P. Ioannidou</i>	153
Section 4.	New Educational Methods	
	Extensible and efficient e-University Solutions <i>Michael Kalochristianakis, Spyros Panagiotakis, Michael Kalogiannakis, Kostas Vassilakis</i>	161
	Students' technology Self-Efficacy, Readiness and Personal Innovativeness towards e- Learning services in Higher Education in Greece <i>Manos Roumeliotis, Tsourela Maria</i>	169
	Virtual and Remote Laboratories <i>Vaněček D.</i>	175
	Motivating Students in Technology by Introduction Projects <i>Heikki Palomäki</i>	184
	Development of a Virtual World with the Program Opensimulator <i>Stavros Karelis, George M. Papadourakis</i>	189
	Implementation of a Computer-Based Learning Environment for Teaching of Narrative and Time-Based Sequence of Events <i>Elpida Fragkaki, Helen Fragkaki and George Papadourakis</i>	193
	Familiarization of Greek students with Web 2.0 services <i>Maria Tsourela, Dimitris Paschaloudis</i>	200
	Integrating Next Generation SCORM with Social Networking Platform in Higher Education: A Case Study Using Tin Can API and Elgg. <i>Amine V. Bitar, Antoine M. Melki, Michel G. Chammas</i>	207
Section 5.	Industry and Education	
	Knowledge Exchange between Universities and the Creative Industries <i>Morag Ferguson</i>	215
	Bringing Skills and General Competences Back into Technological Education <i>Gunnar Andersson, Tony Sahama, Graham Willett, Bjørn Gitle Hauge</i>	221
	20 Years of HE Fair Gaudeamus in Brno, Czech Republic <i>Jan M Honzik , Pavel Mikula jr.</i>	227
	Higher Education Job Profiles: A Literature Review of Research Work and ICT Applications <i>Vassilis Kostoglou, George Minos, Lazaros Tsikritzis</i>	233