Ιδρυματικό Αποθετήριο
Πολυτεχνείο Κρήτης
Πολυτεχνείο Κρήτης
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/4877CC2E-2FD4-432F-8615-B5C4D2E9A702 | - |
| Αναγνωριστικό | https://doi.org/10.1109/FPL.2005.1515804 | - |
| Γλώσσα | en | - |
| Μέγεθος | 4 pages | en |
| Τίτλος | A reconfigurable perfect-hashing scheme for packet inspection | en |
| Δημιουργός | Pnevmatikatos Dionysios | en |
| Δημιουργός | Πνευματικατος Διονυσιος | el |
| Δημιουργός | Stephan Wong | en |
| Δημιουργός | Ioannis Sourdis | en |
| Δημιουργός | Vassiliadis, Stamatis | en |
| Εκδότης | Institute of Electrical and Electronics Engineers | en |
| Περίληψη | In this paper, we consider scanning and analyzing packets in order to detect hazardous contents using pattern matching. We introduce a hardware perfect-hashing technique to access the memory that contains the matching patterns. A subsequent simple comparison between incoming data and memory output determines the match. We implement our scheme in reconfigurable hardware and show that we can achieve a throughput between 1.7 and 5.7 Gbps requiring only a few tens of FPGA memory blocks and 0.30 to 0.57 logic cells per matching character. We also show that our designs achieve at least 30% better efficiency compared to previous work, measured in throughput per area required per matching character. | en |
| Τύπος | Αφίσα σε Συνέδριο | el |
| Τύπος | Conference Poster | en |
| Άδεια Χρήσης | http://creativecommons.org/licenses/by/4.0/ | en |
| Ημερομηνία | 2015-10-19 | - |
| Ημερομηνία Δημοσίευσης | 2005 | - |
| Θεματική Κατηγορία | Monitoring of computer networks | en |
| Θεματική Κατηγορία | Network monitoring (Computer networks) | en |
| Θεματική Κατηγορία | computer networks monitoring | en |
| Θεματική Κατηγορία | monitoring of computer networks | en |
| Θεματική Κατηγορία | network monitoring computer networks | en |
| Βιβλιογραφική Αναφορά | I. Sourdis, D. Pnevmatikatos, S. Wong, S.Vassiliadis," A Reconfigurable perfect-hashing scheme for packet inspection,"in 2005 15th Intern. Conf. on Field Program. Logic and Applications (FPL), pp.644 - 647.doi:10.1109/FPL.2005.1515804 | en |
Copyright © DIAS 2013
