Institutional Repository
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI: | http://purl.tuc.gr/dl/dias/4AF484DD-3EFC-4EC4-95B7-3C61F7A3BB93 | ||
| Year | 2010 | ||
| Type of Item | Peer-Reviewed Journal Publication | ||
| License |
|
||
| Bibliographic Citation | K. Papadimitriou, A. Anyfantis and A. Dollas, "An effective framework to evaluate dynamic partial reconfiguration in FPGA systems," IEEE Trans. Instrum. Meas., vol. 59, no. 6, pp. 1642-1651, Jun. 2010. doi:10.1109/TIM.2009.2026607 https://doi.org/10.1109/TIM.2009.2026607 | ||
| Appears in Collections |
The most popular representative devices of reconfigurable computing are field-programmable gate arrays (FPGAs). A promising feature of an FPGA is the ability to reuse the same hardware for different tasks at different phases of an application execution. Moreover, the tasks can be swapped on the fly while part of the hardware continues to operate. This is known as dynamic reconfiguration, and evaluation of its performance presents interesting research challenges. This paper introduces a general framework for measuring the reconfiguration time from the system perspective. In addition, a methodology for setting up different system parameters and automatically gathering and processing the experimental results has been developed. It is proven that these parameters affect the applications designed in a dynamically reconfigurable system, and rapid evaluation enables quick examination of their impact on performance. Results demonstrate the usefulness of the framework.
Copyright © DIAS 2013
