Institutional Repository
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/107595D2-EFF8-4F1B-8508-3ED8DCF3B95E | - |
| Identifier | http://users.isc.tuc.gr/~kpapadimitriou/publications/2014wrc-EnabDynRecMidRangeCompPCIe.pdf | - |
| Language | en | - |
| Title | Enabling dynamically reconfigurable technologies in mid range computers through PCI express | en |
| Creator | Vatsolakis Charalabos | en |
| Creator | Βατσολακης Χαραλαμπος | el |
| Creator | Papadimitriou Kyprianos | en |
| Creator | Παπαδημητριου Κυπριανος | el |
| Creator | Pnevmatikatos Dionysios | en |
| Creator | Πνευματικατος Διονυσιος | el |
| Content Summary | Efficient I/O access is crucial in reconfigurable hardware platforms for implementing high-performance systems. Such platforms can outperform CPUs and GPGPUs in executing applications characterized by inherent parallelism. However, the system-level performance depends heavily on sustaining high transfer rates for feeding data into the reconfigurable hardware and getting the results back to the end-user. In the present work we propose and implement a hybrid system comprising a host computer and an FPGA platform. The latter acts as coprocessor into which hardware accelerators are loaded and executed in a transparent way, i.e. user is not involved in FPGA programming neither controlling its execution. Depending on the user request, the FPGA can be reconfigured either partially or entirely. Initially, we discuss the current state-of-the-art on I/O interfaces attached to FPGAs focusing primarily on the PCI Express (PCIe). Then, we present our system on which we implemented a design for measuring end-to-end throughput. We have developed a simple yet functional interface for serving the communication between software and hardware over PCIe v1.0 bus. At system-level, we achieved a throughput of 544 MBytes/s and 618 MBytes/s for DMA writes and reads respectively, over a PCIe four-lane (x4) connection. This includes all overhead such as communication delays and systems calls for requesting services from the operating system. Our work can be used as the basis for programming and executing hardware accelerators under the control of a run-time system. | en |
| Type of Item | Πλήρης Δημοσίευση σε Συνέδριο | el |
| Type of Item | Conference Full Paper | en |
| License | http://creativecommons.org/licenses/by/4.0/ | en |
| Date of Item | 2015-11-12 | - |
| Date of Publication | 2014 | - |
| Subject | Automatic computers | en |
| Subject | Automatic data processors | en |
| Subject | Computer hardware | en |
| Subject | Computing machines (Computers) | en |
| Subject | Electronic brains | en |
| Subject | Electronic calculating-machines | en |
| Subject | Electronic computers | en |
| Subject | Hardware, Computer | en |
| Subject | computers | en |
| Subject | automatic computers | en |
| Subject | automatic data processors | en |
| Subject | computer hardware | en |
| Subject | computing machines computers | en |
| Subject | electronic brains | en |
| Subject | electronic calculating machines | en |
| Subject | electronic computers | en |
| Subject | hardware computer | en |
| Bibliographic Citation | C. Vatsolakis, K. Papadimitriou and D. Pnevmatikatos, "Enabling Dynamically Reconfigurable Technologies in Mid Range Computers Through PCI Express", in HiPEAC Workshop on Reconfigurable Computing (WRC), January 2014. | en |
Copyright © DIAS 2013
