Institutional Repository
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI: | http://purl.tuc.gr/dl/dias/C9C9812B-5DF2-4068-9C85-CDA8A972B4DF | ||
| Year | 2012 | ||
| Type of Item | Conference Full Paper | ||
| License |
|
||
| Bibliographic Citation | I. Mavroidis, I. Papaefstathiou, L. Lavagno, M. Lazarescu, E. de la Torre, F. Schafer, FASTCUDA: Open source FPGA accelerator and Hardware-Software Codesign Toolset for CUDA Kernels," in 15th Euromicro Conference on Digital System Design (DSD), 2012, pp. 343 - 348. doi: 10.1109/DSD.2012.58 https://doi.org/10.1109/DSD.2012.58 | ||
| Appears in Collections |
Using FPGAs as hardware accelerators that communicate with a central CPU is becoming a common practice in the embedded design world but there is no standard methodology and toolset to facilitate this path yet. On the other hand, languages such as CUDA and OpenCL provide standard development environments for Graphical Processing Unit (GPU) programming. FASTCUDA is a platform that provides the necessary software toolset, hardware architecture, and design methodology to efficiently adapt the CUDA approach into a new FPGA design flow. With FASTCUDA, the CUDA kernels of a CUDA-based application are partitioned into two groups with minimal user intervention: those that are compiled and executed in parallel software, and those that are synthesized and implemented in hardware. A modern low power FPGA can provide the processing power (via numerous embedded micro-CPUs) and the logic capacity for both the software and hardware implementations of the CUDA kernels. This paper describes the system requirements and the architectural decisions behind the FASTCUDA approach
Copyright © DIAS 2013
