Institutional Repository
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/7DB9EB3F-8A2F-4A09-94BE-3D86386E207A | - |
| Identifier | http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.48.7299&rep=rep1&type=pdf | - |
| Language | en | - |
| Extent | 5 pages | en |
| Title | The memory structures of ATLAS I, a high performance, 16x16 ATM switch supporting backpressure | en |
| Creator | Kornaros, Georgios | en |
| Creator | Pnevmatikatos Dionysios | en |
| Creator | Πνευματικατος Διονυσιος | el |
| Creator | George Kalokerinos | en |
| Creator | Chara Xanthaki | en |
| Content Summary | We present the overall structure of ATLAS I, emphasizing the memory use and requirements. We categorize these requirements in functionality and bandwidth and present the solutions we used in the first implementation of ATLAS I in a 0.35 CMOS technology. This implementation can serve as a starting point in the design of future switches with functionality similar to ATLAS I. | en |
| Type of Item | Πλήρης Δημοσίευση σε Συνέδριο | el |
| Type of Item | Conference Full Paper | en |
| License | http://creativecommons.org/licenses/by/4.0/ | en |
| Date of Item | 2015-10-19 | - |
| Date of Publication | 1998 | - |
| Bibliographic Citation | D.Pnevmatikatos, G. Kornaros, G. Kalokerinos, C.Xanthaki.(1998).The Memory structures of ATLAS I, a high performance, 16x16 ATM switch supporting backpressure.Presented at 11th Annual 1998 IEEE International ASIC Conference.[online].Available: http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.48.7299&rep=rep1&type=pdf | en |
Copyright © DIAS 2013
