Ιδρυματικό Αποθετήριο
Πολυτεχνείο Κρήτης
Πολυτεχνείο Κρήτης
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/12E9AEC6-B0B9-4E11-8E32-9BC8C8E704DB | - |
| Αναγνωριστικό | https://doi.org/10.3233/APC200099 | - |
| Αναγνωριστικό | https://ebooks.iospress.nl/doi/10.3233/APC200099 | - |
| Γλώσσα | en | - |
| Μέγεθος | 10 pages | en |
| Τίτλος | Accelerating binarized convolutional neural networks with dynamic partial reconfiguration on disaggregated FPGAs | en |
| Δημιουργός | Skrimponis Panagiotis | en |
| Δημιουργός | Pissadakis Emmanouil | en |
| Δημιουργός | Πισσαδακης Εμμανουηλ | el |
| Δημιουργός | Alachiotis Nikolaos | en |
| Δημιουργός | Pnevmatikatos Dionysios | en |
| Δημιουργός | Πνευματικατος Διονυσιος | el |
| Εκδότης | IOS Press | en |
| Περίληψη | Convolutional Neural Networks (CNNs) currently dominate the fields of artificial intelligence and machine learning due to their high accuracy. However, their computational and memory needs intensify with the complexity of the problems they are deployed to address, frequently requiring highly parallel and/or accelerated solutions. Recent advances in machine learning showcased the potential of CNNs with reduced precision, by relying on binarized weights and activations, thereby leading to Binarized Neural Networks (BNNs). Due to the embarassingly parallel and discrete arithmetic nature of the required operations, BNNs fit well to FPGA technology, thus allowing to considerably scale up problem complexity. However, the fixed amount of resources per chip introduces an upper bound on the dimensions of the problems that FPGA-accelerated BNNs can solve. To this end, we explore the potential of remote FPGAs operating in tandem within a disaggregated computing environment to accelerate BNN computations, and exploit dynamic partial reconfiguration (DPR) to boost aggregate system performance. We find that DPR alone boosts throughput performance of a fixed set of BNN accelerators deployed on a remote FPGA by up to 3x in comparison with a static design that deploys the same accelerator cores on a software-programmable FPGA locally. In addition, performance increases linearly with the number of remote devices when inter-FPGA communication is reduced. To exploit DPR on remote FPGAs and reduce communication, we adopt a versatile remote-accelerator deployment framework for disaggregated datacenters, thereby boosting BNN performance with negligible development effort. | en |
| Τύπος | Κεφάλαιο σε Βιβλίο | el |
| Τύπος | Book Chapter | en |
| Άδεια Χρήσης | http://creativecommons.org/licenses/by-nc/4.0/ | en |
| Ημερομηνία | 2022-07-21 | - |
| Ημερομηνία Δημοσίευσης | 2020 | - |
| Θεματική Κατηγορία | Binarized Neural Network | en |
| Θεματική Κατηγορία | FPGA accelerator | en |
| Θεματική Κατηγορία | Dynamic Partial Reconfiguration | en |
| Βιβλιογραφική Αναφορά | P. Skrimponis, E. Pissadakis, N. Alachiotis, and D. Pnevmatikatos, “Accelerating binarized convolutional neural networks with dynamic partial reconfiguration on disaggregated FPGAs,” in Parallel Computing: Technology Trends, vol 36, Advances in Parallel Computing, I. Foster, G. R. Joubert, L. Kučera, W. E. Nagel, F. Peters, Eds., Amsterdam, The Netherlands: IOS Press, 2020, pp. 691 - 700, doi: 10.3233/APC200099. | en |
| Τίτλος Βιβλίου | Parallel Computing: Technology Trends | en |
| Έκδοση Βιβλίου | 36 | - |
| Σειρά Βιβλίου | Advances in Parallel Computing | en |
Copyright © DIAS 2013
