Institutional Repository
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI: | http://purl.tuc.gr/dl/dias/3D5550FB-41F3-4D2E-9371-96F3E3D0D882 | ||
| Year | 2004 | ||
| Type of Item | Peer-Reviewed Journal Publication | ||
| License |
|
||
| Bibliographic Citation | A. Nikologiannis, I. Papaefstathiou, G. Kornaros and C. Kachris, "An FPGA-based queue management system for high speed networking devices", Microprocess. Microsyst., vol. 28, no. 5–6, pp. 223–236, Aug. 2004. doi: 10.1016/j.micpro.2004.03.014 https://doi.org/10.1016/j.micpro.2004.03.014 | ||
| Appears in Collections |
One of the main bottlenecks when designing a network system is very often its memory subsystem. This is mainly due to the extremely high speed of the state-of-the-art network links and to the fact that in order to support advanced Quality of Service (QoS), a large number of independent queues is desirable. In this paper we describe the architecture and performance of a memory manager, the QMS that is tailored to FPGA technology and can provide up to 6.2 Gbps of aggregate throughput, while handling 32 K independent queues. The presented system supports a complete instruction set and thus we believe it can be used as a hardware component in any suitable networking system. It also supports a large number of different interfaces, and it is designed in a very scalable way. The QMS uses a double data rate DRAM for data storage and a typical SRAM for keeping data structures-pointers, therefore minimizing the system's cost. In order to deal with the problems of refreshing and bank conflicts in the DRAM, several optimization techniques have been employed. In this paper we also present the architecture of a network-processing device that fully utilizes the advanced feature of the QMS. The QMS consists of 8500 Slices in a XILINX FPGA and works at 125 MHz.
Copyright © DIAS 2013
