Institutional Repository
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI: | http://purl.tuc.gr/dl/dias/D7AA08D3-1073-4395-B202-EA4ECB7A1235 | ||
| Year | 2019 | ||
| Type of Item | Peer-Reviewed Journal Publication | ||
| License |
|
||
| Bibliographic Citation | N. Makris, M. Bucher, F. Jazaeri and J.-M. Sallese, "CJM: a compact model for double-gate junction FETs," IEEE J. Electron Devices Soc., vol. 7, pp. 1191-1199, Oct. 2019. doi: 10.1109/JEDS.2019.2944817 https://doi.org/10.1109/JEDS.2019.2944817 | ||
| Appears in Collections |
The double-gate (DG) junction field-effect transistor (JFET) is a classical electron device, with a simple structure that presents many advantages in terms of device fabrication but also its principle of operation. The device has been largely used in low-noise applications, but also more recently, in power electronics. Furthermore, co-integration of JFET with CMOS technology is attractive. Physics-based compact models for JFETs are however scarce. In this paper, an analytical, charge-based model is established for the mobile charges, drain current, transconductances and transcapacitances of symmetric DG JFETs, covering all regions of device operation, continuously from subthreshold to linear and saturation operation. This charge-based JFET model (called CJM) constitutes the basis of a full compact model of the DG JFET for analog, RF, and digital circuit simulation.
Copyright © DIAS 2013
